StateFlow

Stateflow® is an environment for modeling and simulating combinatorial and sequential decision logic based on state machines and flow charts. Stateflow lets you combine graphical and tabular representations, including state transition diagrams, flow charts, state transition tables, and truth tables, to model how your system reacts to events, time-based conditions, and external input signals. With Stateflow you can design logic for supervisory control, task scheduling, and fault management applications. Stateflow includes state machine animation and static and run-time checks for testing design consistency and completeness before implementation.


References in zbMATH (referenced in 32 articles )

Showing results 1 to 20 of 32.
Sorted by year (citations)

1 2 next

  1. Aguado, Joaquín; Mendler, Michael; von Hanxleden, Reinhard; Fuhrmann, Insa: Denotational fixed-point semantics for constructive scheduling of synchronous concurrency (2015)
  2. Nardone, Roberto; Gentile, Ugo; Peron, Adriano; Benerecetti, Massimo; Vittorini, Valeria; Marrone, Stefano; De Guglielmo, Renato; Mazzocca, Nicola; Velardi, Luigi: Dynamic state machines for formalizing railway control system specifications (2015)
  3. Zou, Liang; Zhan, Naijun; Wang, Shuling; Fränzle, Martin: Formal verification of Simulink/Stateflow diagrams (2015)
  4. Åström, Karl J.; Kumar, P.R.: Control: a perspective (2014)
  5. Benveniste, Albert; Bourke, Timothy; Caillaud, Benoit; Pagano, Bruno; Pouzet, Marc: A type-based analysis of causality loops in hybrid systems modelers (2014)
  6. Miyazawa, Alvaro; Cavalcanti, Ana: Refinement-based verification of implementations of Stateflow charts (2014) ioport
  7. Eshuis, Rik: Statechartable Petri nets (2013)
  8. Ferrari, Alessio; Fantechi, Alessandro; Magnani, Gianluca; Grasso, Daniele; Tempestini, Matteo: The Metr^o Rio case study (2013) ioport
  9. Zuliani, Paolo; Platzer, André; Clarke, Edmund M.: Bayesian statistical model checking with application to Stateflow/Simulink verification (2013)
  10. Bae, Kyungmin; Ölveczky, Peter Csaba; Feng, Thomas Huining; Lee, Edward A.; Tripakis, Stavros: Verifying hierarchical Ptolemy II discrete-event models using real-time maude (2012)
  11. Barnat, Jiri; Beran, Jan; Brim, Lubos; Kratochvíla, Tomas; Ročkai, Petr: Tool chain to support automated formal verification of avionics simulink designs (2012) ioport
  12. Duggirala, Parasara Sridhar; Mitra, Sayan: Lyapunov abstractions for inevitability of hybrid systems (2012)
  13. Huang, Zhenqi; Mitra, Sayan: Computing bounded reach sets from sampled simulation traces (2012)
  14. Miyazawa, Alvaro; Cavalcanti, Ana: Refinement-oriented models of Stateflow charts (2012)
  15. Annpureddy, Yashwanth; Liu, Che; Fainekos, Georgios; Sankaranarayanan, Sriram: S-TaLiRo: a tool for temporal logic falsification for hybrid systems (2011)
  16. Navarro-López, Eva M.; Carter, Rebekah: Hybrid automata: an insight into the discrete abstraction of discontinuous systems (2011)
  17. Cavalcanti, Ana: Stateflow diagrams in Circus (2009)
  18. Eshuis, Rik: Reconciling statechart semantics (2009)
  19. Jackson, Ethan; Sztipanovits, Janos: Formalizing the structural semantics of domain-specific modeling languages (2009) ioport
  20. Kanade, Aditya; Alur, Rajeev; Ivančić, Franjo; Ramesh, S.; Sankaranarayanan, Sriram; Shashidhar, K.C.: Generating and analyzing symbolic traces of Simulink/Stateflow models (2009) ioport

1 2 next