HASPRNG: hardware accelerated scalable parallel random number generators. The Scalable Parallel Random Number Generators library (SPRNG) supports fast and scalable random number generation with good statistical properties for parallel computational science applications. In order to accelerate SPRNG in high performance reconfigurable computing systems, we present the Hardware Accelerated SPRNG library (HASPRNG). Ported to the Xilinx University Program (XUP) and Cray XD1 reconfigurable computing platforms, HASPRNG includes the reconfigurable logic for Field Programmable Gate Arrays (FPGAs) along with a programming interface which performs integer random number generation that produces identical results with SPRNG. This paper describes the reconfigurable logic of HASPRNG exploiting the mathematical properties and data parallelism residing in the SPRNG algorithms to produce high performance and also describes how to use the programming interface to minimize the communication overhead between FPGAs and microprocessors. The programming interface allows a user to be able to use HASPRNG the same way as SPRNG 2.0 on platforms such as the Cray XD1. We also describe how to install HASPRNG and use it. For HASPRNG usage we discuss a FPGA $pi $-estimator for a High Performance Reconfigurable Computer (HPRC) sample application and compare to a software $pi $-estimator. HASPRNG shows 1.7x speedup over SPRNG on the Cray XD1 and is able to obtain substantial speedup for a HPRC application. (Source: http://cpc.cs.qub.ac.uk/summaries/)
Keywords for this software
References in zbMATH (referenced in 2 articles , 1 standard article )
Showing results 1 to 2 of 2.
- Lee, Junkyu; Peterson, Gregory D.; Harrison, Robert J.; Hinde, Robert J.: Implementation of hardware-accelerated scalable parallel random number generators (2010) ioport
- Lee, Junkyu; Bi, Yu; Peterson, Gregory D.; Hinde, Robert J.; Harrison, Robert J.: HASPRNG: hardware accelerated scalable parallel random number generators (2009)