The ArchC architecture description language and tools This paper presents an Architecture Description Language (ADL) called ArchC, which is an open-source SystemC-based language that is specialized for processor architecture description. Its main goal is to provide enough information, at the right level of abstraction, in order to allow users to explore and verify new architectures, by automatically generating software tools like simulators and co-verification interfaces. ArchC’s key features are a storage-based co-verification mechanism that automatically checks the consistency of a refined ArchC model against a reference (functional) description, memory hierarchy modeling capability, the possibility of integration with other SystemC IPs and the automatic generation of high-level SystemC simulators and assemblers. We have used ArchC to synthesize both functional and cycle-based simulators for the MIPS and Intel 8051 processors, as well as functional models of architectures like SPARC $V8$, TMS320C62x, XScale and PowerPC.
Keywords for this software
References in zbMATH (referenced in 2 articles )
Showing results 1 to 2 of 2.
- Falk, Heiko; Lokuciejewski, Paul: A compiler framework for the reduction of worst-case execution times (2010)
- Azevedo, Rodolfo; Rigo, Sandro; Bartholomeu, Marcus; Araujo, Guido; Araujo, Cristiano; Barros, Edna: The ArchC architecture description language and tools (2005)