Petrify is a tool for synthesis of Petri nets and asynchronous controllers. Petrify reads a Petri net and generates another bisimilar Petri net which is simpler than the original description. Initially, petrify performs a token flow analysis of the initial Petri net and produces a transition system (TS). In the initial TS, all transitions with the same label are considered as one event. The TS is then transformed and transitions relabeled to fulfill the conditions required to obtain a Petri net. Petrify is able to obtain Petri nets with some specific properties: pure, free choice, unique choice, place irredundant, etc. The Petri nets accepted by petrify can also be interpreted as Signal Transition Graphs describing the behavior of asynchronous controllers. Petrify is able to solve the Complete State Coding problem and generate a speed-independent circuit. Petrify also includes another application called draw_astg to draw Signal Transition Graphs in several graphic formats.

References in zbMATH (referenced in 26 articles )

Showing results 1 to 20 of 26.
Sorted by year (citations)

1 2 next

  1. Aalst, Wil M.P.van der; Lohmann, Niels; La Rosa, Marcello: Ensuring correctness during process configuration via partner synthesis (2012)
  2. Lohmann, Niels; Wolf, Karsten: Compact representations and efficient algorithms for operating guidelines (2011)
  3. Solé, Marc; Carmona, Josep: rbminer: a tool for discovering Petri nets from transition systems (2010)
  4. van der Aalst, W.M.P.; Rubin, V.; Verbeek, H.M.W.; van Dongen, B.F.; Kindler, E.; Günther, C.W.: Process mining: a two-step approach to balance between underfitting and overfitting (2010)
  5. Khomenko, Victor; Schaefer, Mark; Vogler, Walter; Wollowski, Ralf: STG decomposition strategies in combination with unfolding (2009)
  6. Krstic, Milos; Fan, Xin; Grass, Eckhard; Gürkaynak, Frank K.: GALS for bursty data transfer based on clock coupling (2009)
  7. Khomenko, Victor; Madalinski, Agnes; Yakovlev, Alex: Resolution of encoding conflicts by signal insertion and concurrency reduction based on STG unfoldings (2008)
  8. Schaefer, Mark; Vogler, Walter: Component refinement and CSC-solving for STG decomposition (2007)
  9. Dasgupta, Sohini; Potop-Butucaru, Dumitru; Caillaud, Beno{^i}t; Yakovlev, Alexandre: Moving from weakly endochronous systems to delay-insensitive circuits. (2006)
  10. Frank, Uri; Kapshitz, Tsachy; Ginosar, Ran: A predictive synchronizer for periodic clock domains (2006)
  11. Gürkaynak, Frank K.; Oetiker, Stephan; Kaeslin, Hubert; Felber, Norbert; Fichtner, Wolfgang: Design challenges for a differential-power-analysis aware GALS-based AES crypto ASIC. (2006)
  12. Khomenko, Victor; Koutny, Maciej; Yakovlev, Alex: Logic synthesis for asynchronous circuits based on STG unfoldings and incremental SAT (2006)
  13. Pastor, Enric; Peña, Marco A.; Solé, Marc: TRANSYT: A tool for the verification of asynchronous concurrent systems (2005)
  14. Schäfer, Mark; Vogler, Walter; Jančar, Petr: Determinate STG decomposition of marked graphs (2005)
  15. Tripakis, Stavros; Yovine, Sergio; Bouajjani, Ahmed: Checking timed Büchi automata emptiness efficiently (2005)
  16. Esparza, Javier: A polynomial-time algorithm for checking consistency of free-choice signal transition graphs (2004)
  17. Khomenko, Victor; Koutny, Maciej; Yakovlev, Alex: Detecting state encoding conflicts in STG unfoldings using SAT (2004)
  18. Beerel, Peter A.; Xie, Aiguo: Performance analysis of asynchronous circuits using Markov chains (2002)
  19. Bozga, Marius; Jianmin, Hou; Maler, Oded; Yovine, Sergio: Verification of asynchronous circuits using timed automata. (2002)
  20. Carmona, Josep; Cortadella, Jordi; Pastor, Enric: Synthesis of reactive systems: Application to asynchronous circuit design (2002)

1 2 next